The Solar Energy Research Institute of Singapore (SERIS), founded in April 2008, is Singapore's national laboratory for applied solar energy research. The institute conducts industry-oriented research and development (R&D) as well as use-inspired basic research in the field of solar energy conversion. A cornerstone of the silicon wafer solar cell R&D at SERIS is a pilot line based on industrial equipment. SERIS has worked closely with industrial equipment vendors to build a pilot line that combines the flexibility required for R&D with the throughputs and process robustness required for production. By utilising industrial equipment SERIS is able to conduct industry relevant research with a direct roadmap to production, by rapid prototyping of novel solar cell structures and processes using production-proven tooling. The approach removes the need to migrate processes from lab-scale tools to the production environment, which commonly limits lab-to-production technology transfer and increases the risk of technology transfer. Moreover, SERIS' industrial pilot line focuses not only on device-oriented R&D but also enables R&D programmes with equipment manufacturers to test new process tool prototypes and extend the capabilities of existing tool designs. The pilot line has been established on a short timeline and has quickly achieved good average efficiencies with standard industrial Al-BSF solar cells: 16.7% for multi-Si and 18.2% for mono-Si. This paper presents an overview of SERIS' R&D pilot line for silicon wafer solar cells and its capabilities. We also present selected R&D results, including 18.3% inline-diffused mono-Si cells and 19% local Al-BSF mono-Si cells.
Introduction
Over the last decade the photovoltaic (PV) sector has experienced extraordinary growth rates. However, coupled with this success is an increasingly competitive market as more manufactures come to market, which in turn creates a strong downward pressure on prices and costs. PV companies, both device and production equipment manufacturers, need a competitive edge to maintain viability in the market place, particularly in regards to raising solar cell efficiencies and lowering costs. To date, in the silicon wafer solar cell sector, efficiency and cost improvements have generally been addressed by incremental process and materials optimisation, with a few exceptions such as the introduction of silicon nitride passivation of the cell's front surface. However the potential gains in continuing this approach are reducing, and not keeping up with the rapid pace of the market. More fundamental improvements in current technology are required to provide a technological advantage necessary to drive substantial improvements in cost and efficiency. To achieve this, industry-focused R&D is required that is matched to the time frame needs of the market.
R&D institutes have traditionally played a strong role in developing new technologies for the silicon wafer based PV sector. But as the scale of the market increases, the gap between lab-scale and production-scale R&D widens, extending the scale-up phase of technology transfer from lab to production. This raises the potential risk for new technologies in areas such as loss of process stability and yield at high-volume production, or the need for re-tooling when moving from lab tools to production tools. Moreover, with the rapid growth in a highly competitive PV market, industry cannot afford the potential delays of an extended scale-up phase. The PV industry needs fast-track, lower-risk solutions to technology transfer that minimise the scale-up phase.
To address the demand for industrial R&D on silicon wafer based solar cells, SERIS has established an R&D pilot line based on industrial process tools similar to those already used in PV factories. Industrial tools benefit from high throughput and process robustness, which enables rapid, highly repeatable experimentation on new processes whilst simultaneously collecting process yield information at the early stages of the R&D. Since the new processes are developed on industrial process tools, the need for scaleup is largely eliminated. Consequently, faster technology transfer can be achieved with a reduction in the scale-up risks previously discussed. However industrial tools typically don't have the process flexibility required for R&D, which must be addressed in order to realise the potential benefits of an R&D pilot line based on industry-scaled process tools.
Industrial process tools are typically installed in a factory to realise a fixed, serial-order production sequence, shown schematically in Fig. 1(a) , to enhance tool-to-tool automation. Such an arrangement is restrictive for R&D and hinders experimentation on novel process sequences. SERIS' R&D pilot line has been deliberately installed with the industrial process tools operated as stand-alone systems, using manual transfer of part-processed solar cells between the tools. With this approach the process order can be flexibly re-sequenced (see Fig. 1 (b)) to realise any novel sequence not readily possible on a standard production line. As an extension of flexible re-sequencing, silicon wafers can readily be taken outside the SERIS R&D pilot line such as for testing of prototype production tools (on and off-site) or for transfer of part-processed wafers to/from industry as part of technology transfer (see Fig. 1 (c)).
Industrial process tools are generally highly specialised to perform a single process with high levels of process robustness within a tightly focused process window. For R&D, however, it is important to ensure that process tools have the flexibility to undertake a wide variety of processes over a wide process window. SERIS has worked closely with industrial equipment vendors to build a pilot line that combines the flexibility required for R&D with the throughputs and process robustness required for production.
Uniquely, the SERIS silicon wafer R&D pilot line is co-housed with a silicon thin-film R&D pilot line capable of processing glass substrates with a size of up to 300 mm × 400 mm. The thin-film pilot line is also multifunctional and flexibly configured to process a-Si, μc-Si and poly-Si thin-film solar cells, as well as a-Si/μc-Si tandem solar cells. The thin-film line can also process silicon wafers which enables SERIS to exploit wafer/thin-film synergies to extend the capabilities of the silicon wafer R&D pilot line to undertake programmes on hybrid thin-film/wafer structures such as heterojunction solar cells. In addition to device-level R&D capabilities, SERIS has a PV module pilot line, similarly based on industry-scale equipment, and IEC module testing capabilities. As a result, new solar technologies can not only be developed and demonstrated at the device level, but can be carried through to module level to test the reliability and performance of the end product. This capability is particularly important for some of the higher-efficiency devices (e.g., selective-emitter cells) where cell-to-module efficiency losses can be significantly different compared to standard homogenous-emitter Al-BSF solar cells. Part-processing to/from industry
Proto-type tool
The benefits of R&D on industry-scale equipment are known, with a number of institutes applying similar programmes (e.g., Fraunhofer ISE, ISFH, ECN, Georgia Tech, UNSW, etc.). But the demand for such services is also growing strongly, in line with the growth of the PV sector. In the case of SERIS, it is now active globally providing support for PV industry R&D with a particular focus on the growing market in Asia.
SERIS' R&D pilot line for silicon wafer solar cells

Establishment of the pilot line
To house its R&D pilot line for silicon wafer solar cells, SERIS established a purpose-built fullyserviced class-10,000 cleanroom during the period December 2008 to September 2009. In parallel, the industrial process tools were selected and ordered. The baseline set of process tools was installed shortly after the completion of the cleanroom facility in September 2009, as shown in SERIS also has excellent characterisation capabilities, including a super-class-A solar simulator, largearea spectral response system, photoluminescence (PL) and electroluminescence (EL) imaging, lifetime testing, etc. The detailed characterisation and solar cell loss analysis [1] provided by these facilities enables a "knowledge-led" approach to technology development and process optimisation based on fundamental device and materials understanding. Table 1 provides a summary of the process tools installed in the pilot line. As can be seen, all the industrial process tools are substantially customised to enhance R&D capability for Si wafers solar cells necessary to realise R&D on current and novel devices. For example, the RENA InPilot tool is a full- scale inline wet-chemical etching tool, normally configured for a single process. However, the SERIS unit is modified to enable multiple processes in a single system at a throughput of 600 wafers/hr. The RENA InPilot at SERIS also combines the capability to rapidly swap large volumes of solutions (~200 litres), which enables R&D of new process solutions on large numbers of wafers without compromising the standard solution. As industrial production units, all the process tools are capable of processing industrially sized Si wafers up to 156 mm × 156 mm with nominal throughputs of 200-1200 wafers/hr (depending on the process), enabling process yield studies to be integrated from an early stage in R&D programmes. In addition to device technologies, the R&D pilot line has also been applied to prototype new production tools. As an example, the world's first installation of the Despatch UltraFlex fast firing furnace was made at SERIS as a pre-production prototype for validation and testing before final release. The UltraFlex is now in full-scale production and being deployed widely in the field. 
Processing tools
Selected R&D results
The SERIS R&D pilot line is extensively used for R&D projects funded by industry and/or the Singapore government. Selected results are reported below to demonstrate the capabilities of the pilot line for increasing the efficiencies of a range of silicon wafer solar cells.
Inline diffused mono-Si solar cells
Inline diffusion is of interest to the PV industry due to the potential benefits that inline processing offers for wafer breakage, automation and throughput. However, at present, inline diffusion holds only a small proportion of the silicon wafer PV market, largely due to a lower cell efficiency compared to standard POCl 3 diffusion in tube furnaces. By optimisation of the inline phosphorus diffusion process, SERIS has achieved cell efficiencies of up to 18.3% (17.9 ± 0.3 % average) on p-type Cz wafers, see Fig.  3 , approaching the results achieved on the SERIS R&D pilot line for tube diffused (POCl 3 ) Al-BSF solar cells (18.2 ± 0.1 % average). This exceeds the previously highest efficiency of 18.2% (17.8% average) for inline diffused standard Al-BSF solar cells reported by other institutes [2] . Fig. 3 . Efficiency distribution for a batch of inline-diffused mono-Si Al-BSF solar cells processed at SERIS.
Mono-Si solar cells with local aluminium BSF
In 2011 SERIS started processing of screen-printed solar cells with a local aluminium BSF (Al-LBSF) rear contact, as shown in Fig. 4(a) . The Al-LBSF structure appears to have been introduced by Fraunhofer ISE in the late 1980s [3] [4] [5] using evaporated Al. The structure has recently been adapted to screen-printed Al [6] [7] [8] [9] . R&D programmes on this structure have applied PL imaging to optimise the laser processing parameters used for patterning of the rear dielectric layer. Using dielectrically passivated wafers, a single-wafer matrix experiment was carried out at SERIS to test an ensemble of laser parameters for removal of the dielectric layers, e.g. power and speed on a 4 × 4 matrix as shown in Fig. 4(b) . Following laser ablation, the wafer was briefly etched in dilute KOH to ensure that any superficial glassy or a-Si layers were removed from the laser ablated region. The wafer was then re-passivated (with the same dielectric as used for the original passivation) and then characterised using PL imaging to assess the level of laser damage due to the laser ablation step (see Fig. 4(b) ). Any residual laser damage will result in an enhanced recombination rate in the laser ablated region, resulting in a lower (i.e., darker) PL signal compared to the non-laser ablated region. Conversely, areas with minimal laser damage will remain bright, and ideally not be delineated from the non-laser ablated regions. Following this method, an optimised laser ablation condition was identified and applied to the fabrication of Al-LBSF solar cells to achieve 19% efficient p-type Cz mono-Si solar cells. 
Summary
In a relatively short time, SERIS has established a state-of-the-art R&D pilot line for silicon wafer solar cells specifically targeting the needs of industry. The R&D pilot line provides an optimal match to industry research, by offering both high throughput and process robustness coupled with the necessary flexibility to undertake R&D on both current and novel solar cell technologies, including prototyping of new process tools. By co-housing the silicon wafer pilot line with a silicon thin-film pilot line, synergies are also being exploited to start R&D programmes on hybrid technologies such as heterojunction silicon wafer solar cells. The SERIS R&D pilot line has already reached good average efficiencies for standard Al-BSF cells (mono-Si 18.2%, multi-Si 16.7%), providing a solid baseline from which advanced industrial R&D can be undertaken. Early results on advanced cells are promising, with 18.3% efficiency achieved on inline-diffused Al-BSF solar cells and 19.0% efficiency for Al-LBSF solar cells, both on 156 mm wide p-type Cz mono-Si wafers. 
